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The primary contribution of this thesis is the development of a data storage latch
that accepts, stores and provides four-valued logic signals. The latch is implemented
in CMOS and all logic levels are encoded as voltage. The latch storage state is deter-
mined by thresholding operations on its input, and the output is a logically restored
replica of that (multiple-valued) input. Detailed analysis of an existing current-mode
CMOS design is also presented in this study. A comparison between these devices
reveals that the voltage-mode data latch provides less stable intermediate logic states,
but consumes significantly less static power. In addition, the voltage-mode CMOS
design can be implemented with the same number of devices that are required for
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I. INTRODUCTION
A. POTENTIAL BENEFITS OF MVL
CMOS memories exceeded one million devices in 1987, with up to 100 million
expected by 1995 [Ref. 1]. Achieving this goal will require innovative design tech-
niques, since severe physical limitations are rapidly being approached. Inter-device
connections currently require more chip area than the active logic elements them-
selves. With estimates of up to 70 percent of the VLSI chip area being devoted to
those connections, this limitation may prove difficult to overcome by present methods
[Ref. 2]. In addition to inter-device connections, the number of input/output (I/O)
pins capable of being placed within a chip package has also become a significant
binary design problem. Although IC manufacturers are successfully exploiting the
concept of time-multiplexing [Ref. 1], multiple-valued logic (MVL) could become an
attractive option for future chip designs.
Through the use of MVL, more information can be carried by connections. For
example, converting a connection from 2-valued to 4-valued doubles its information
capability [Ref. 2]. The importance of multiple-valued logic is that "information",
rather than "devices", can be packed into a chip or onto a wire. With more in-
formation carried per line, the interconnection requirements between devices can be
reduced and the information available per I/O pin is increased.
MVL can also increase circuit functionality. With a single binary variable,
only four output functions can be performed: identity function (output is the same
cLS the input), complement of the input, constant 0, or constant 1. However, if the
variable is four-valued, there are 4^ = 256 possible input/output relationships [Ref. 3].
Therefore, MVL not only increases the amount of information available per line
(variable), but increases the ability to manipulate that information as well.
B. APPLICATIONS OF MVL
The potential benefits of MVL have not gone unnoticed by commercial IC man-
ufacturers. In 1978, the first four-valued memory was developed by M. Yamaha in
Japan; the first four-valued implementations of logic operations were developed in
1979 [Ref. 4]; and, in 1980, Intel's 8087 numeric coprocessor and the iAXP-432 mi-
croprocessor used four-valued ROM in their construction [Refs. 2, 3]. Motorola and
General Instrument have even used a four-valued ROM in the development of an
electronic toy's speech synthesizer [Ref. 3].
The use of MVL has resulted in improvements in both chip area and device
speed. Intel's use of a four-valued NMOS ROM in their 8087 arithmetic coprocessor
resulted in a 31 percent reduction of chip size, and Motorola's CMOS version resulted
in a 30 percent reduction [Ref. 1]. Other applications include four-valued CCD mem-
ory designs by IBM and Mitsubishi, with Hitachi conducting a pre-commercial study
of a 16-valued RAM prototype [Ref. 3]. For MVL logic implementations, the authors
of Ref. 5 describe the design of a signed-digit, four-valued parallel adder. Its speed is
independent of word length and is significantly faster than conventional binary adders.
Also in Ref. 5, a multiplier was described that performs 32-bit two's complement mul-
tiplication using three stages of these radix-4 adders. Requiring only 52 percent of its
binary counterpart's transistors, it occupies half the chip space, and consumes half
the power. This is accomplished at a speed that is nearly identical to that of the
fastest binary multiplier available. In Ref. 6, a Totally Self-Checking (TSC) circuit
was designed that needs no separate error code storage. It uses three-valued logic
components that have normal outputs corresponding to the fault-free circuit and its
use resulted in a reduction (by two) of the number of signal lines required for fault
analysis. In recent literature [Refs. 7, 8, 9], additional components such as analog-
to-digital and multiple-valued-to-binary converters, using technologies ranging from
bipolar to switched capacitor networks, are also starting to appear. Though examples
of actual implementation are still scarce, chip size reduction, increased information
capacity and error detection are emerging as benefits from these new designs.
C. PROBLEMS WITH MVL
With the potential benefits MVL appears to provide, what has prevented MVL
from revolutionizing the IC circuit industry? Although steps in this direction could
be claimed to have already occurred, many problems need to be solved before MVL
becomes overwhelmingly accepted as an alternative to binary.
One of these problems is speed. For example, although Motorola's ROM achieved
256 kilobytes of information at a 30 percent reduction in area, it is only capable of
delivering that information at an average access time of 200 ns [Ref. 1]. Similarly,
General Instrument's 40 and 128 kilobyte versions operate between 500 and 800 ns
respectively. For memories of this size, typical binary access times are on the order of
30-lOOns [Ref. 10]. As can be seen, significant improvements must be made in order
to deliver equivalent speed.
Although increased functionality was stated as one of the major benefits MVL
can provide, this is easily offset by an unavoidable increase in complexity. In a
previous example, up to 256 possible input/output relationships were shown to be
realizable with a single four-valued variable. Although definitel}' providing flexibility,
just the number of functions can become completely unmanageable, especially when
higher radix systems are considered. The consequence is that the usual binary practice
of naming the few available functions is no longer helpful, and if a tabular format
is used, the size of the table becomes Hmiting as well, (the truth table for a two-
variable four-valued function already requires 16 rows) [Ref. 3]. Even the notation
used to describe MVL functions can become a severe problem. Though there are a few
"generally" accepted methods of representing MVL functions [Refs. 3, 11, 12], there
are no definitive standards. Therefore, binary functions (and methods for representing
them) no longer serve the designer's needs, and an entirely different, more general
approach must be used.
PLA minimization provides an excellent example of the problem. Requiring only
a small subset of an otherwise fully addressable ROM, PLA's have become extremely
popular in the design of digital systems. To make the PLA useful, however, designers
must meet functionality requirements within some minimal set of required operations.
The function to be implemented must therefore be reduced, in an algebraic sense,
before it is known whether a PLA will be be beneficial to the design. However, the
problem of finding that minimal solution, even in binary, is known to be NP-complete
[Ref. 4]. Therefore, PLA minimization will be even further complicated by the more
generalized approach of MVL. As a result, there are only four practical MVL PLA
minimization routines known to exist, none of which guarantee minimal solutions.
The lack of system level design tools is another significant problem area. To
"streamline" the system level design process, binary designers found it necessary to
abandon traditional gate-level design techniques. With a hierarchy of binary building
blocks already available, the transition to a functional block design concept was easily
made. As a result, computer-aided-design (CAD) tools became readily available, as
well as heavily used. Due to the complexity inherent in MVL, "brute force" methods
(such as Karnaugh-map minimization) become extremely difficult, if not impossible
to perform. Therefore, the CAD tool becomes an almost absolute necessity for the
design of even the most basic MVL system. However, there are only three known to
exist, all of which deal solely with PLA minimization. In order for MVL designs to
progress, the capability of these tools must be greatly expanded.
As a final observation, there are currently no known radix-4 or higher MVL se-
quential storage devices available. Although several designs have appeared in recent
literature [Refs. 6, 13, 14], none are known to have been successfully tested. With-
out reliable sequential logic devices, MVL applications will continually be forced to
convert intermediate component results to binary. This alone has the potential of
negating many of the benefits that MVL can provide.
In summary, multiple-valued logic has the potential of providing many advan-
tages to a digital world that is rapidly becoming hindered by physical limitations.
However, many problems must be solved before extensive use of MVL becomes prac-
tical. With the lack of the most fundamental building block needed in the construc-
tion of an MVL "system", and the lack of the necessary tools required to design it,
motivation for the topic of this thesis becomes apparent.
II. THEORETICAL BACKGROUND
A. SYMBOLS AND ABBREVIATIONS
This section is provided a^ a reference for symbols, abbreviations and frequently
used constants. They will apply throughout:
CMOS Complimentary Metal Oxide Silicon device technology
NMOS N-type Metal Oxide Silicon Transistor
PMOS P-type Metal Oxide Silicon Transistor
Vgsi Gate to source voltage for the i"* device
Yds, Drain to source voltage for the i"^ device
Vtn Threshold voltage for an NMOS transistor










Ids, Drain to source current for the ith device
Isw Switching current
Ith Threshold current
^ MOS transistor gain factor
/i Surface mobility of electrons in the channel
e Perniittivily of the gate insulator
tox Thickness of the gate insulator
L Transistor channel length
W Transistor channel width
Mi The i"* MOS transistor of the circuit
Before specific designs can be presented, characteristics of the components that
will be used to construct them must first be considered.
B. MOS DEVICE CHARACTERISTICS
CMOS technology provides two types of metal oxide silicon (MOS) transistors
on the same substrate. With Fig. 2.1 defining the current flow and voltage polarity-
conventions that will be used for each device, ideal behavior in three distinct regions












Figure 2.1: CMOS Transistors
— Cutoff: in this region, the applied gate to source voltage {Vgs) is insufficient
to overcome the threshold voltage {Vt) of the device. A channel between the transistor





NMOS : lds = (2.2)
PMOS : -Ids = (2.3)
— Linear: this region is characterized by the presence of an induced channel
between the source and drain of the transistor. A path for current flow is provided by
that channel and device behavior is similar to that of a voltage controlled resistance.
for 0<\ Yds \<\ Vgs-Vt
\
(2.4)
Vds^NMOS : Ids = l3[{Vgs - VU)Vds —
]
(2.5)
PMOS : -Ids = (3[{-Vgs + Vtp){-Vds) - tZ^] (2.6)
— Saturation: in this region, Ids is independent of Vds (or nearly so).
for 0<| Vgs-Vt \<\ Vds
\
(2.7)
NMOS : Ids = ^{Vgs - Vtnf (2.8)
PMOS : -Ids = ^{-Vgs + Vt^)^ (2.9)
The transistor gain factor /? is an important quantity in the operation of MOS
transistors. It is dependent on both process parameters and device geometry and is
given by
/3 = ^{W/L). (2.10)
With fi ,e and tox accounting for such process dependent factors as doping density and
gate oxide thickness, the desired gain can be achieved by simply altering the width to
length ratio {W/ L) of the device. As will be shown in the sections that follow, many
of the circuit characteristics needed for MVL applications are obtained through the
use of this parameter alone.
C. THE CURRENT-MODE CMOS CONCEPT
The most commonly-used quantity for CMOS logic level encryption is voltage.
However, CMOS implementations of MVL storage devices need not be restricted to
the use of voltage-encoded logic signals. Current may also be used. Since the oper-
ation of current-mode CMOS components significantly differ from those of standard
CMOS designs, this section has been included to provide a basic understanding of
those devices.
1. Diode-Connected Transistors
A fundamental component used in current-mode CMOS designs is the
diode-connected transistor. With both n and p device types shown in Fig. 2.2, diode-
connected transistors allow current to flow in only one direction.
For the n device, since the gate and drain are physically connected,
Vgs-Vtr, = Vds-Vtn. (2.11)
With Vtn > 0,
Vds-Vtn < Vds, (2.12)
and therefore,
Vgs - Vtn < Vds. (2.13)
Operation outside cutoff requires Vgs — Vtn > 0, and with Vgs = Vds, we obtain
< Vgs - Vtn < Vds, for Vds > Vtn. (2.14)
d d




A). NMOS B). PMOS
Figure 2.2: Diode-Connected Transistors
Provided Vgs > Vin, Equation 2.14 corresponds to saturation, in which
case Idsn is given by
(2.15)
i^n,
Ids,, = ^{Vgs - VU)\
However, if Yds falls below the transistor threshold voltage, the diode-connected
transistor will operate in cutoff and Idsn = 0. As a result, current is only allowed to
flow in one direction.
P-type device equations may be obtained by reversing the polarity of Vi^
Vds^ Vgs and Ids in Equations 2.11 through 2.15 above. Performing these substitu-
tions will yield:
Ids, = ^{-Vgs + Vi,)\ for 1 -Vgs \>\ \% \ (2.16)
2. Current Mirrors
Another component fundamental to current-mode CMOS designs is the
current mirror. With one example shown in Fig. 2.3, current mirrors provide one of











Figure 2.3: CMOS Current Mirror
In Fig. 2.3, an external input current, (/,n) is applied to the drain of tran-
sistor Ml. Since Mi is diode connected, the current Idsi = Un will pass through M\
to ground and a voltage [Vgs\) will be induced across the device. Equation 2.15 can




+ Vin, for U, > 0, (2.17)
and, with transistors Mi and M2 sharing a common gate.
Vgs2 = Vgsi. (2.18)
Assuming /,„ is limited such that
max{Vgs2] < Vdd, (2.19)
then
Vgs2 - Vtn < Vds2, (2.20)
which forces transistor M2 to operate in saturation. From Equation 2.8, the current
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through M2 can be described by
/^2.,, „ w, x2Ids2=j{Vgs2-Vtnr^Ir, (2.21)
and with Vgs2 = Vgsi,
/.= y[(y'^ + V^n)-Vinr=|/.n, foT /.. > 0. (2.22)
With process dependent factors //, c and <ox assumed constant, substituting Equa-
tion 2.10 for /3i and /32 yields
'- = (Sfe) ^- ^'^ '•" ^ " (2-2^'
Therefore, the current mirror provides a multiple of its input as the circuit
output. For equivalent width to length ratios, the output becomes a replica of the
input current.
3. Current-Controlled Inverter
With the addition of a PMOS transistor, as shown in Fig. 2.4, the current
mirror can be made to perform the function of a current-controlled voltage inverter.
With /,„ = 0, no gate-to-source voltage is induced across transistors Mi
or Af2. Under these conditions, M2 is in cutoff and no path from node A to ground
exists. Since
\Vgss-Vt,\>\Vdssl (2.24)
A/3 will operate in the linear region, and as a result,
Vout = Vdd. (2.25)
When a small input current is applied, the gate voltages of Mi, A/2 and
M3 will rise; M2 will bias on in saturation (as in the current mirror application); and.
as lin is increased, Vout will drop in value. With
\Vdss\= \Vout-Vddl (2.26)
12
Figure 2.4: Current-Controlled CMOS Inverter
a point will be reached where both M2 and M3 operate in saturation and the logical
state of Vout will transition from high to low. The input voltage {Vgsi) at which
this occurs is defined as the inverter switching voltage [Vsw]-, and can be obtained as
follows: From Equations 2.8 and 2.9,
with







Equations 2.27 and 2.28 can be solved for V^u,-, and yields
K,. =
_





The inj)ut current at which the inverter transitions from a logic high to a
logic low can also be obtained, and from Equation 2.8 is given by
hu. = y(K. - VQ'. (2.32)
Therefore, with the exception of a current input, circuit behavior is similar to that of
a standard CMOS inverter [Ref. 15].
4. Current Comparator
Another useful component is the current comparator. As shown in Fig. 2.5,
this circuit is obtained from Fig. 2.4 by applying a constant reference voltage to the
gate of transistor M3. Its operation can be described in terms of a current-controlled









However, another way to describe circuit operation is to consider /^ as the output of
a current mirror and A/3 as an active current source [Ref. 13]. When viewed in this
context, Ms will function as either a dependent or constant current source, based on
the value of Ir-
With Ith. representing the saturation current of transistor M3, when Ir <
Jth, A/3 will operate as a current-controlled current source and will provide Ir on
demand. From Equation 2.9, this current can be represented as
Ir = -Idss = f3s[{-V9s^ + Vt,){-Vdss) -
^—Y^]. (2.35)
Since
V9S3 = Vref - Vdd, (2.36)
and
Vds2 = Vout - Vdd, (2.37)
the current provided by M3 in this region can be expressed as
Ir = HiVdd - Vref + Vt,){Vdd " Voui) " i^!^l^^^]. (2.38)
If the restriction /?i = /?2 is applied, then from Equation 2.23, Ir = hn- Substituting
this result into Equation 2.38 yields
/.n = HiVdd - Vref + Vt,){Vdd " Kut ) " l^^^l^^^j, (2.39)
where we now have an expression that directly relates /,„ to Kut- Solving this ex-
pression for Vout produces the more convenient form
Vout = {Vref - Vt,) + J{Vref " Vt,)^ - 2V,,{Vref " ^ - Vt^) - j^
,
(2.40)
and with Vref, Vtp, Vdd and /?3 considered constant for the design, an increase in /,„
will produce a nonlinear decrease in Vout as expected in this region.
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If /,n is increased to the point where Ir = Ith, then both A/2 and M3 will
operate in saturation. At this point, the comparator output voltage will transition
from a logic high to a logic low. Since Ith is the maximum current M3 can provide,
further increases on /j„ will not effect Ir and the comparator will remain a logic low.
In this region, (/,„ > Ith), 1^3 operates as a constant current source, with its output
given by
Ith = y(-V^53 + Vt,)' = y(Vrfrf - V.e/ + Vt,f. (2.41)
From Equations 2.5, 2.9 and significant algebraic manipulation, an expression for the
comparator output voltage in this region can also be obtained, and is given by
Vout =
-4=lv^ - ^MM^^'^^)]- (2.42)
Therefore, when viewed in this context, circuit behavior can be described
directly in terms of a current comparator, where the logic state of the device is
determined from
_ J




\ Logic LOW for /,„ > hn ^ ^ ^
It is also important to note that Ith can be set by varying the geometric parameters
of transistor M2, alone. As will later be shown, this characteristic is of particular
interest for MVL applications.
5. Current Encoder
The final component of this section is the current encoder. As can be seen
from Fig. 2.6, the circuit is composed of parallel branches, each of which contain
an active current source and a pass transistor [Ref. 13]. The pass transistors are
controlled by externally-supplied voltage signals (Vi and V2) and are used to connect
or disconnect a particular current source from the encoder's output node. Each










VI ^ Ml H
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V2 Ml
loot s II -f 12
Figure 2.6: Three State CMOS Current Encoder (After Ref. 13)
from
//op.cl = ^[Vdd - VreJ + Vtp?, for VreJ < Kfcf + Vtp. (2.44)
Since the final encoder output will be the sum of all applied branch currents, overall
circuit behavior can be described as shown in Table 2.1.
TABLE 2.1: CURRENT ENCODER I/O CHARACTERISTICS
V'l V2 lout
LOW LOW LOGIC
LOW HIGH LOGIC 1
HIGH LOW LOGIC 1
HIGH HIGH LOGIC 2
Although simple in construction, this is one of the few circuits that will
provide logically restored current output signals for current-mode CMOS MVL ap-
plications.
III. AN EXISTING CURRENT-MODE CMOS
DESIGN
This chapter describes an existing current-mode CMOS data latch. It is capable
of storing four logic states and is the first of its kind known to exist. It wa^ developed
by K. W. Current at the University of California, Davis, and though specific references
to his work may have been unintentionally omitted, the design concept is his alone.
A. OVERALL OPERATION
The first known hardware realization of a four-valued data latch was presented
by K. W. Current in Ref. 13. The circuit is shown in Fig. 3.1 and though physical
operation is not known to have been verified, SPICE simulations show promise of
success.
Figure 3.1: Four-Valued Current-Code CMOS Data Latch (After Ref. 13)
The latch is composed of three subcircuits: an input replicator, a multiple-
valued-to-binary decoder and a binary-to-multiple-valued encoder. It has two modes
of operation, setup and hold. When the clock signal (j) is a. logic high, the latch
operates in the setup mode, and the input logic value is transmitted unchanged to the
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output. The current /,„ represents one of four possible logic states, and a comparator
circuit is used to determine the input logic level actually present. Each leg of the
comparator circuit performs a threshold operation on the input and produces output
voltage signals Va, Vg, and Vc. As shown in Table 3.1, the comparator outputs are
binary and represent the input logic level in decoded format. [Ref. 13]
TABLE 3.1: COMPARATOR RESPONSE TO CURRENT INPUTS
IIN Va Vb Vc
Logic LOW LOW LOW
Logic 1 HIGH LOW LOW
Logic 2 HIGH HIGH LOW
Logic 3 HIGH HIGH HIGH
Each leg of the encoder subcircuit contains a pass transistor that either connects
or isolates that leg from a common output node. The pass transistor is controlled
by one of the comparator output voltages and for each high comparator output, one
logical unit of current is presented to that node. The final encoder output is the sum
of its individual branch currents, and this signal is replicated by the last subcircuit
to form the latch output, lout- [Ref. 13]
When the clock signal <^ is a logic low, the latch operates in the hold mode. In
this mode, the last logic input value is stored and held at the output. Specifically,
/,„ is disconnected from the circuit and the encoder output is provided (through a
positive feedback loop) to the latch input. With the encoder providing a logically
restored version of the original input signal, the latch state remains stable and will
not be effected by the value of /,„ until the next clock cycle occurs. [Ref. 13]
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B. SELECTION OF THE REFERENCE VOLTAGE
Recall from Chapter II that current mode comparator and encoder subcircuits
rely on a reference voltage for operation (see Figures 2.5 and 2.6). Since the storage
device of this chapter is constructed from those circuits, two important design con-
siderations arc: 1) how to establish that reference voltage (K-e/); and, 2) what value
of Vref to select.
First, although Vrej could be provided by an external source, the routing of
an additional intcr-conncction throughout the host IC chip would be required. Since
additional inter-device connections directly lead to increased VLSI chip area, this








Figure 3.2: Reference Voltage Generator (After Ref. 13)
Vref internally [Rcf. 13]. Referring to Fig. 3.2, Mi and M2 are both diode-connected
transistors. Assuming no current flow in the gate connections and in the lead marked
Vref yields,
- IdS2 = jiYdd - Vref + VtpY = jiVreJ " Vtn)' = Ms^. (3.1)
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When solved for Vre/, we obtain
Vre/ = / 5 W-'^;
1 + vW^
which allows a wide range of reference voltages to be established by simply adjusting
the geometric parameters of Mi and M2 alone. Equation 3.2 does not, however,
provide insight to the value of Ke/ that should be selected. To obtain this quantity,
the behavior of the comparator subcircuit must first be considered.
From Equation 2.41, the threshold current for a single comparator leg can be
expressed as
Itk = ^{Vdci-Vr,J^Vt,)\ (3.3)
In addition, the comparator output voltage (Kut) is also a function of Ke/, and is
obtained from Equations 2.40 and 2.42 as follows:
^
^<,a + ^a^-2\Ua-'-t)-'i: for /,„ < U
"'"
1 t(2v^-\/2(/.n-U) for hn >!,!,'
where a — Vrej — Vtp. From the above expressions, a family of input/output response
curves for a single comparator leg can be obtained and a selection for Ke/ can be
made. As an example, I-V characteristics for a comparator leg (with /</, = 5 //A) are
shown in Fig. 3.3. These curves were obtained from Equation 3.4, where Equation 3.3
was used to determine the transistor gain factor (/3p) required to achieve the 5 fj,A
threshold current for each value of Ke/ that was selected.
As can be seen from Fig. 3.3, the higher the reference voltage, the sharper the
transition from a logic high to a logic low on the comparator output. This is desired
because of superior discrimination between input logic levels. However, when 7,>i = Ith
at high values of Vre/, the comparator output voltage has a large transition to make
before achieving its complement logic state. This is synonymous with increased delay
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Figure 3.3: Comparator Leg I-V Characteristics
poor input logic level discrimination. In addition, maintaining specific comparator
leg threshold currents requires unreasonably large transistor geometries at either of
the reference voltage extremes. Therefore, as a compromise between conflicting re-
quirements, a value of Ke/ = ^^ci(i/2 was selected for the initial design attempt of this
study. Although significantly lower than suggested by Ref. 13, several advantages
are obtained through the use of a lower Ke/- These will become apparent as the
operational characteristics of each subcircuit are presented.
With Vdd = 5 V, Vin = 0.62 V, Vtp = —0.84 V and process dependent param-
eters Kn and Kp given by Appendix A, Equation 3.2 can be used to obtain ^n//?p-
For a reference voltage of 2.5 V, this yields
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or
^^Ht^ = 0.242. (3.6)
A unique solution does not exist for selecting final transistor geometries; however, a
stable reference voltage is required and static power consumption should be kept to
a minimum. From PSPICE trial and error simulations [Ref. 16], the combination of
WJLr. ^ 3A/33A
Wj^ILp 3A/8A ' ^ ' '
where A = 1.5 microns, provides a reference voltage of 2.51 V at a current flow of
approximately 8.7 ;z A. Attempts to further reduce the current flow through transistors
Ml and M2 of Fig. 3.2 either result in unsatisfactory reference voltage oscillations or
unreasonably large transistor dimensions. Therefore, the width-to-length ratios shown
in Equation 3.7 were selected as the final transistor geometries for this design.
As the first advantage of using a lower reference voltage,
WnlLr. ^ 3A/42A
W^ILj, 17A/2A' ^ '
was found to produce \>e/ = 3.76 V, and a current flow of approximately 17.7 ^A.
With only two diodes in the circuit of Fig. 3.2, further current flow reductions are
extremely difficult to achieve without lowering Ke/- As can be seen, this is almost
twice the current; and therefore, twice the static power consumption of the previous
example.
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C. THE COMPARATOR SUBCIRCUIT
The comparator subcircuit of Fig. 3.4 decodes the input logic level (as shown in










Figure 3.4: The Comparator Subcircuit (After Ref. 13)
logic level restoration [Ref. 13]. As described in Chapter II, each of the comparator
leg output voltages {Va, ^b, and Vc) depend on the value of the threshold current
set for that leg. As an example, if the active current source M3 is set to provide a
threshold current of Ith = hogxc\i then Va will be a logic high for 7,^ < Iiogic\ and a
logic low for lin > hogxcl-
To minimize static power requirements, /,„ is limited to a maximum of 30 /iA.
Logic states 0, 1, 2 and 3 are defined as 0, 10, 20 and 30 /zA, respectively [Ref. 13]. Al-
though the midpoint between each logic level is the preferred threshold, lambda-based
design rules make the 25 //A threshold difficult to achieve. As a result, comparator
leg thresholds were selected as 5, 15 and 24 //A [Ref. 13).
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To set the thresholds, a modified form of Equation 2.41 can be used:
0mi
Ith, iV,,-Vr.f^Vt,r-^''^'"''^'' '' ' ''' ''{Vdd - Vref + Vtp)\ (3.9)
2 Lm.
where mi = transistor M3, Ms or M7. The required W/L ratio for each threshold can
therefore be obtained from
(WrnA ^ 2{Ithm.)
.3 ^^.
\LmJ K.iVdd-Vrcf + VtpY' ^ '
For a A = 1.5 micron process, only discrete transistor dimensions (in increments of 1.5
microns) are allowed. Therefore, transistor widths and lengths must be selected to ap-
proximate {Wmt/Lmt) as closely as possible, while preventing either of the dimensions
from becoming unreasonably large. With Ke/ set at 2.51 V, Table 3.2 summarizes
the results of the above calculations.







Ith /?P ^Vr> Lp ^P ^Vp ^P
1 Ml 5^A 0.171 4A 17A 0.136 3A 22A
2 Ms 15 ^A 0.513 3A 6A 0.625 5A 8A
3 Ms 24 //A 0.823 9A llA 1.0 4A 4A
Note that the ideal transistor model, which was used to obtain Equation 3.10,
only provides a first approximation for the necessary transistor geometries. Although
a more complete mathematical model would provide better initial estimates, obtaining
final transistor geometries still requires significant SPICE trial-and-error simulations.
As a result, the complexity of dealing with a more accurate transistor model was con-
sidered beyond the point of diminishing returns and the results of Equation 3.10 were
used directly in the PSPICE simulation program [Ref. 16]. Transistor dimensions
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resulting from this trial and error process have also been included in Table 3.2, and
as can be seen, the ideal transistor model performs poorly in this application.
Transistor Mi (in conjunction with M2, M4 and Me), forms a current mirror
with each of the three comparator legs. As described in Chapter II, for a current
mirror to reflect Ir = /,„, the NMOS transistor gain factors must be equal (see
Equation 2.23). As a result, we require
^m,=^n = ^{WJLr.), (3.11)
where i = 1, 2, 4 or 6. Since the current mirrors perform the same function in this
circuit as in the comparator of Chapter II, a detailed analysis will not be repeated here.
However, in an attempt to minimize circuit area, dimensions Wn and Ln were selected
as 3A and 2A respectively. These represent the minimum transistor dimensions for
lambda-based design rules.
PSPICE simulations for this portion of the circuit reveal the purpose of the
inverters on the output of each comparator leg. As can be seen from Fig. 3.5, as the
comparator input current is increased, the comparator leg output voltages successively
transition from a logic high to a logic low. With 2.5 V defined as the point at which
this transition occurs, examination of the above plot shows that the logic shifts closely
correspond to comparator input currents of 5, 15 and 24 jiA as desired. Since the
comparator outputs will be used as binary control signals, a much sharper response
from one logic level to another is preferred. To provide this type of response, a
standard CMOS inverter is placed on the output of each comparator leg [Ref. 13]. As
can be seen from Fig. 3.6, although delay is introduced by the presence of the inverters,
the transition from one logic state to another is much sharper. These inverted signals
{yA, Vb and Vc in Fig. 3.6) are now the binary control signals previously referred to
in Table 3.1.
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Figure 3.5: Comparator Leg Response to a Ramped Input Current
It should be noted that the transistor geometries of Table 3.2 result in signif-
icantly lower width-to-length ratios than that provided by Ref. 13. However, one
problem encountered during PSPICE simulations of the comparator network using
higher width-to-length ratios was an undesirable sensativity to the rate at which /,„
wa^ allowed to change. When the comparator threshold currents were set using DC
analysis, circuit operation in transient analysis required input currents in excess of the
original thresholds to achieve comparator leg output voltage transitions. Reference 17
briefly addresses the problem and notes that higher output impedance cascode cur-
rent sources are used in the actual latch design to minimize this effect (Fig. 3.1 is a
simplified schematic). Since this significantly contributes to circuit complexity, that
method was not pursued. Instead, it was noted that a lower reference voltage also re-
duces comparator leg sensitivity. With \>e/ low, threshold currents can be generated
27
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Figure 3.6: Comparator Output Control Signals V4, Vg, Vc
using reduced PMOS transistor gain factors (/?p). Althougii tliis does not solve the
problem, it appears to minimize its effect on PSPICE transient latch operations. As
will be shown in the next section, gradual comparator logic transitions resulting from
the lower reference voltage selection may not be altogether undesirable.
D. THE ENCODER SUBCIRCUIT
The purpose of the encoder subcircuit is to convert the three binary control
signals (V4, Vb and Vc of Fig. 3.4) into a single, logically-restored four-valued signal.
Shown in Fig. 3.7, each of the encoder's active current sources (M4, M^ and A/e) are
set to provide one logical unit of current to a summing junction, as controlled by pass
transistors M\ through M^- Following the same procedure used to obtain comparator
thresholds, each active current source is set to provide 10 /xA. For Ke/ = 2.51 V, this
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Figure 3.7: The Encoder Subcircuit (After Ref. 13)
requires M4, Ms and Me to be dimensioned at Wp/Lp = 3A/7A. AUliough minimum
dimensions for the KMOS pass transistors were initially thought to be preferred,
increased transistor lengths were selected to reduce current spikes that occur when
the pass transistors bias on. To illustrate the severity of this effect, a single branch
of the encoder circuit was isolated, as shown in Fig. 3.8, and PSPICE simulations
were perfornied using an ideal voltage source to control its pass transistor. With Mi
set at minimum lambda dimensions. Fig. 3.9 shows a current spike of approximately
120 /iA; which is 110 //A above the current source's output. Since Kirchhoff's current
law appears to be violated, this requires further explanation.
Shown in Figures 3.10a, 3.10b and 3.10c are the drain, gate and substrate
contributions to the final current that Mi provides to the encoder output summing
junction. If Mi and A/3 performed as predicted by the ideal transistor model, a current
flow of 10 fj.A would be provided. However, as can be seen from Fig. 3.10, signifi-
cant contributions to the encoder output current are provided by non-ideal transistor
characteristics as well. PSPICE simulations suggest each of these contributions are a
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Figure 3.8: An Encoder Test Circuit
direct result of the parasitic capacitances inherent in a MOSFET transistor, some of
which are shown in Fig. 3.11. It is interesting to note that when these capacitances
(as well as parasitic capacitance on the device interconnections) are removed, current
spikes are no longer present on the encoder output.
When Vi is at a logic low (see Fig. 3.8), the drain, gate and source of Mi are
at Vdd, ground and Vt^ respectively. As Vi transitions to its logic high state, Mi
will bias on, current will flow through the device, and each of the above voltages will
rapidly change. Since current through a capacitor is described by Ic = CdV/dt, this
gives rise to the short-duration current spikes shown in Fig. 3.10.
In Fig. 3.10a, although parasitic capacitance in transistor Mi has an effect,
PSPICE simulations indicate the primary contribution to this current spike comes
from transistor M3. With the drains of A/i and M3 connected, when Mi biases on,
both transistor drain voltages drop sharply. This develops a voltage Vbd between
the drain of M3 and the substrate on which it is fabricated. With PMOS devices
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Figure 3.9: Encoder Test Circuit Output
from the substrate to the drain of the device. As can be seen from Fig. 3.10a, this
contribution can be significant.
In Fig. 3.10b, as Vi transitions from logic low to logic high, parasitic capacitance
between the gate and source of A/i also provides a short-duration current contribution
to the encoder's output. Although not as large as the spike from transistor M3,
its magnitude is still approximately three times greater than predicted by the ideal
transistor model.
In Fig. 3.10c, since the substrate connection of an NMOS device is set at the
ground potential, as the source voltage of transistor Mi raises, the substrate removes
current from its output. Although desirable for this application, the magnitude of this
current is insufficient to cancel the positive current contributions described above. As
a result, a significant current spike will be presented to the encoder output as each
31










Figure 3.11: Parasitic Capacitance in a MOSFET Transistor
pass transistor biases on. When parasitic capacitance for device interconnections are
also included, the example transient current of Fig. 3.9 becomes the final result.
Although the current spikes do not appear to affect overall latch operation,
their presence is a major source of concern for the performance of downstream logic
circuitry. In addition, minimizing their effect without unnecessarily increasing latch
delay is a significant design challenge. As an example, parcLsitic capacitance can be
added to the summing junction of Fig. 3.7. This will limit the magnitude of the
spike but results in the encoder's output remaining above higher logic level threshold
currents for a longer period of time. Since the encoder output provides the feedback
signal to the comparator network (see Fig. 3.1), this could result in a loss of logic
state when the latch transitions from its setup to hold mode of operation. This is
unacceptable. As a compromise between increased latch delay and decreased current
spike magnitude, two methods were found to produce acceptable results.
First, increasing the length of the pass transistors decreaises their gain factor /?„.
This results in a slower transistor response to sudden current oscillations. Second,
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as noted in the previous sections, a lower reference voltage allows the comparator leg
output to drop gradually as /,„ approaches the comparator leg's threshold current.
With the comparator output gradually decreasing, its downstream inverter will also
make a more gradual change between logic states. Since this decreases dV/dt on the
gate of the pass transistor, this also decreases the capacitive current contributions
provided to the encoder output.
E. FORMING THE OUTPUT
Since a path to ground must be present for current to flow, the output of the
encoder subcircuit is connected to transistor My as shown in Fig. 3.12. For proper














Figure 3.12: The Output Subcircuit (After Ref. 13)
sources. Therefore, a current mirror is required to reflect Ip onto the latch output.
When /f > 0, a voltage {Vgs) will be developed across transistor A/j. When
this voltage is above Vtn for transistor Mg, Mg will operate in saturation. Since Mg
is a diode- connected transistor, the current flowing through each of these devices can
34
be expressed as
- Idss = ^{V,, - Vo + Vt,)' = ^{Vgs - Vtr^f = Idss. (3.12)
From this equation, the voltage Vq can be obtained and is given by
Vo = Vdd - J^iVgs - vtn) + Vtp- (3.13)
V P9
With the gate of transistor Afio connected to Vb, M\q becomes an eictive current
source. In this application, Vq is no longer a constant reference voltage; and cis a
result, the saturation current provided by M\o will also be variable:
- Ids^o = ^{Vdd - Vo + Vt,)\ (3.14)
With Vo given by Equation 3.13 and Vgs obtained from
Vgs^J'^ + Vtn, for /^ > 0, (3.15)
substitution into Equation 3.14 yields
-Jds,o= (^]lF = Ioui. (3.16)
For equally dimensioned transistors, /?7 = /?8, (^g = /?io and the desired result
lout = If (3.17)
is obtained. In actual PSPICE simulations, the voltage developed across transistor
Mr is slightly higher than that predicted by Equation 3.15 above. As a result, this
current mirror operates with a gain factor slightly greater than unity. In addition, Vgs
is not a linear function of If, and the output of the current mirror will not replicate
its input throughout the entire region of operation. To compensate for both effects,
the width of transistor A/g was increased to 4A while A/g and A/io were maintained at
minimum dimensions. Although not a unique solution, latch outputs resulting from
the above modification are favorable. This will be shown in the section that follows.
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F. OVERALL CIRCUIT SIMULATIONS
For the convenience of presenting the simulation results of this section, Fig. 3.1
has been reproduced as Fig. 3.13 below. In addition, the PSPICE data file required
Figure 3.13: Four-Valued Current-Mode CMOS Data Latch (From Ref. 13)
for this circuit has been included in Appendix B for reference. It should be noted,
however, that one of the most difhcult simulation problems for this circuit occurs
when the encoder-comparator positive feedback loop is incorporated into the design.
Without assistance, PSPICE will not converge. Although the SPICE user's guide
addresses this problem [Ref. 18], neither of the two recommended solutions were
found to be successful. However, for each case that PSPICE failed to converge, the
most erratic node voltage consistently appeared on the encoder side of transistor Mgg
in Fig. 3.13. As a result, the PSPICE initial condition card was used to set this
node to Vtn, which eliminated further convergence problems. Although the initial
condition constraint is automatically removed during transient analysis [Ref. 18] to
ensure it does not effect circuit operation, at least 100 ns are allowed to pass before
dramatic changes on the input are allowed to occur.
With convergence problems resolved and each of the individual subcircuits in-
corporated into the design (see Fig. 3.13), the first simulation required is to verify
circuit operation in the setup mode. With clock signal </» fixed at a logic high, the
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latch's response to a slowly ramped iiijMit current is provided by Figures 3.14a and
3.14b. As can be seen from Fig. 3.14a, input logic level discrimination by the com-
parator subcircuit still occurs at the desired thresholds, and though current spikes
are still present, Fig. 3.14b provides the desired overall input/output characteristics.
To verify operation in the hold mode, the ramped input current used in the
previous simulation is applied to the latch in the setup mode to a maximum of 10 /xA.
At this point, the clock signal (f) transitions from a logic high to a logic low and
places the latch in its hold mode of operation. As can be seen from Fig. 3.15, latch
operation in the the hold mode is satisfactory, however, the same effect that produces
the encoder pass transistor current- spikes is also present for the clock pass transistors.
To determine delay times, Figures 3.16a, 3.16b and 3.16c show circuit response
to a step input of 10, 20 and 30 /zA respectively. Although Ref. 13 claimed worst case
setup and hold times of 40 ns for the logic O-to-3 and 3-to-O transitions, these results
could not be reproduced. (Recall, however, that Ref. 13 notes this latch is a simplified
version of the final design). As can be seen from Fig. 3.16a, the logic 0-to-l and 1-
to-0 transitions present the worst case delay times for the latch of 105 ns and 115 ns
respectively. This is contrary to the expected result and is due to the operational
characteristics of the diode-connected transistors M\ and A/7 (see Fig. 3.13).
Figures 3.17 and 3.18 provide the voltage (Vgs) developed across transistors
M\ and My as a function of time. To obtain these curves, the three stepped input
signals used to determine the latch delay times in the previous figures were again
used for this example, with the results superimposed onto one plot. For the step up
transitions, with 7,n at ^A, the diode-connected transistor M\ is in cutoff. From
this state, the rate at which /,>i is applied to the drain of the device determines the
rate at which Vgs increases toward its steady state value (see Fig. 3.17). This affects
the rate at which the comparator responds to lin as well. As a result, higher step
37
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Figure 3.14: Circuit Response in the Setup Mode
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Figure 3.15: Latch Output in the Hold Mode
input currents produce faster comparator response times; and therefore, less delay
throughout the circuit.
For the step-down transitions, a 1/RC time constant decay from the initial
Vgs back to the cutoff voltage {Vtn) is experienced by transistor Mr, (see Fig. 3.18).
Although this does not present a problem for the logic 3- or logic 2-to-O transitions,
a significant delay is experienced while the device attempts to discharge the voltage
corresponding to a logic 1 latch state. This is due to the exponential rate of decrease
in Vgs from the logic 1-to-O state. As a result, each step-down transition "hangs" at
the logic 1 state for a long period of time.
Reference 17 notes that a bias current of one-half a logic current increment was
added to the final design to keep these transistors biased on; and therefore, improve
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Figure 3.17: Vgs Developed Across Transistor Mi (Step Up Inputs)
circuit of Fig. 3.13 were not successful. The only method found to improve the step-
down characteristics of the latch was to increase the threshold current that defines
the logic 0-to-l transition point.
The final simulation for the device is a full-clocked operation on a slowly ramped
input signal. As can be seen from Fig. 3.19, the output does in fact provide four
distinct latch logic states. However, significant current spikes are produced at each
clock transition, as well as during each logic state change. Although latch operation
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Figure 3.18: Vgs Developed Across Transistor Mj (Step Down Inputs)
42













1111=. I.. IJU=. .' I.MJi .''. I.M.I;
Figure 3.19: Clocked Operations
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IV. MODIFIED CURRENT-MODE CMOS
DESIGN
The complexity, speed, and power consumption of the four- valued latch de-
scribed in the previous chapter inspired the examination of alternative designs.
A. CURRENT CONTROLLED INVERTERS
Fig. 3.5 shows that the comparator leg input/output characteristics of the four-
valued latch are similar to those of a standard binary CMOS inverter. However, unlike
an inverter, a constant reference voltage prevents the comparator's PMOS device from
operating in cutoff and a path for current flow still exists when the comparator is in
its logic low state. As a result, power will be dissipated even after 7,^ has exceeded
the comparator's threshold. In an attempt to remove this contribution from the
latch's already high static power requirements, each comparator leg was modified to
perform the function of a current-controlled CMOS inverter, as shown in Fig. 4.1. As
described below, however, there are several problems with this design.
Figure 4.1: Modified Latch Using Current Controlled Inverters
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First, willi /,„ liiniLed to 30 //A and M^ to ininiinum tlimensions, the voltage
developed across transistor Mi is only Vgsi = 1.4 V. When the latch is in the setup
mode, transistor Mqq (in Fig. 4.1) will be biased on and Vgsi will be applied to the
modified comparator network. Although Vgsi is sufficient for logic level discrimi-
nation, it is not high enough to force the comparator PMOS devices into cutoff as
originally desired. In addition, as can be seen from Fig. 4.2, increasing the length of
A ovt-
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Figure 4.2: Vgsi as a Function of lin
transistor Mi, (or the value of /,„), only provides a maximum Vgsi of approximately
3.5 V. With Vtp = -0.84 V, Vdd = 5 V and Vgsi < 3.5 V, | Vgsi - Vtp \ will remain
greater than V and the PMOS devices will still not operate in cutoff.
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To force the desired response, Vdd for the comparator subcircuit, (or Vtp for the
device), could be decreased. However, from
Vdd + vtj, ^ vtnJKIK
, ,
Vs^ = 7==^ , (4.1)
the available range of comparator leg switching voltages also decrease and discrimi-
nation between input logic levels becomes extremely difficult to achieve.
Finally, although current flow exists in the previous design after /,„ has exceeded
the comparator's threshold, this current is limited to Ith by the comparator leg's active
current source (see Chapter II. C. 4). With the PMOS devices in the modified circuit
unable to operate in cutoff, no method of limiting current flow exists for this design.
As a result, static power requirements for this latch are significantly higher than that
of Fig. 3.1, and was therefore discarded as a possible alternative to it.
Without a significant increase in circuit complexity, no method could be found
to reduce comparator subcircuit static power requirements. In addition, to obtain
logically restored output currents, reduced power designs for the encoder subcircuit
could also not be found. Therefore, for current mode CMOS applications, the circuit
of Fig. 3.1 appears to possess minimum static power requirements for the number of
devices used.
B. DIRECT USE OF THE COMPARATOR OUTPUT VOLTAGES
In the original design, each comparator leg output voltage is complemented to
form a binary control signal (see Fig. 3.4). Although the inverters provide sharp logic
transitions, they increase latch delay time. In an attempt to regain this time, the
NMOS pass transistors of the encoder subcircuit were replaced with PMOS devices
and the comparator leg output voltages were used directly as the encoder control
signals. As can be seen from Fig. 4.3, this allows six transistors to be removed from
the design, significantly reducing circuit complexity.
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Figure 4.3: Modified Current-Mode CMOS Four-Valued Data Latch
At first glance, Fig. 4.4 may appear to provide disappointing PSPICE analysis.
However, when the original input/output characteristics are superimposed onto these
results, as is done in Fig. 4.5, this latch can be seen to possess several interesting
properties. First, without the inverters, transitions from one logic state to another
begin sooner than in the original design. This is as expected since comparator leg
output voltages start transitioning as soon as /,Vi is applied to the latch (see Fig. 3.14).
Also, since the control signals now change gradually, current spikes due to capacitive
contributions of the latch output are minimized. Vestiges of current spikes can be
seen in Fig 4.5, but they are significantly less that the circuit with inverters. Finally,
as can be seen from Figures 4.6a, 4.6b and 4.6c, input step changes are also not
accompanied by the severe current spikes experienced in the original design.
As can also be seen in Fig. 4.6, latch delay for step down transitions have been
unexpectedly increased. Without sharp transitions from one logic state to another,
the encoder's PMOS pass transistors have difficulty achieving cutoff operation. As
a result, even though logic transitions start sooner than in the original design, they
also last longer. For applications that cannot tolerate excessive current spikes, this
design could be used as an alternative to the latch of Fig 3.1. It will not, however,
improve its speed performance as originally desired. Since no other method could be
47
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Figure 4.4: Modified Latch I/O Characteristics
found to simultaneously reduce circuit complexity and latch delay time, the circuit
of Fig. 3.1 also appears to possess minimal characteristics for current-mode CMOS
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Figure 4.6: Modified Latch Response to Step Inputs
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V. VOLTAGE-MODE CMOS DESIGNS
As shown in Chapter III, current-mode CMOS designs convert the latch input
current into a voltage signal, which in turn causes a current to flow through the
comparator network. The comparator network converts this current flow into three
voltage control signals, which are then used by the encoder circuit to form the latch's
final output current signal. This is an inefficient process and does not use the com-
plementary device types available in CMOS technology for their intended purpose:
power reduction. If a method could be found to remove the current to voltage con-
versions, then power requirements could be reduced, circuit speed increa.sed and latch
complexity minimized. That method is voltage-mode CMOS and is the topic of this
chapter.
A. INPUT THRESHOLDING
With logic levels directly encoded cls voltage, the necessity to convert between
signal types is removed. Therefore, as shown in Fig. 5.1, standard CMOS inverters
can be used to provide input logic level discrimination without the need for additional
input circuitry. Since Kn is a four-valued logic signal, to distinguish the inverters of
this circuit from their binary application, a unique switching voltage has been included
in the schematic symbol of each device.
Recall from Chapter II that the inverter switching voltage (Vtuj) can be obtained
from
With
/3 = KiW/L), (.5.2)
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Vii
Figure 5.1: CMOS Inverters as Threshold Detectors
where K = [fultox) f^^'" <1^<' specific tlovicc type (sec Fig. 5.2), a wide range of switcliing
voltages may bo nhtaincd by simply adjusting the transistor geometries. For example,
if \7„ = —Viy, wo have from Equation 5.1,
V^/„ for /?„ > /?p





for fin < /?p
(5.3)
Thorofciro, by solocling ai'>projMiato transistor width-to-longth ratios, a distinct switch-
ing voltage can be established for each inverter. With V',u, set at the threshold voltage
{\\h) between two logic levels, the inverters become threshold detectors and can be
used to provide input logic level discrimination. .As a result, the inverter output
signals (labeled \.i, \ i^ and \ ^ in l"ig. 5.1) ]no\ide three binary control signals as
described in Table 5.1. The similarity between the current comparator outputs of
Table 3.1 and the threshold detector outputs of Table 5.1 should be apparent. Al-
though the necessity of converting between signal types (current +-^ voltage) has been




r-O Bp = KpWp/Lp)
Vln Vout = Vin
Bn = Kn(Wii/Ln)
—
Figure 5.2: Standard CMOS Inverter
TABLE 5.1: THRESHOLD DETECTOR RESPONSE
Viji Va Vb Vc
Logic HIGH HIGH HIGH
Logic 1 LOW HIGH HIGH
Logic 2 LOW LOW HIGH
Logic 3 LOW LOW LOW
B. VOLTAGE ENCODER
Unlike current, voltage signals cannot be arithmetically added at a common
output node. Therefore, a method must be provided to ensure only one logic voltage
level is present on the circuit output at a time. This is conceptually represented
in Fig. 5.3, where the input voltage (Kn) controls which of the four intermediate
logic signals will be presented to the circuit output {Vout)- Since there are no four-
valued transistors known to exist, the four-valued switch required in Fig. 5.3 must
be constructed from binary devices. Therefore, MVL-to-binary conversions will be
required for the input signal Kn- Using the circuit of the previous section to provide
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Figure 5.3: Voltage Encoder
the necessary binary control signals, Fig. 5.4 provides one method of realizing the four-
valued voltage encoder circuit. With V4, Vb and Vc obtained from Table 5.1 (and
X's indicating "do not care" transistor states), circuit operation can be summarized
as show in Table 5.2 below.
C. A 15 V CMOS DATA LATCH DESIGN
The four- valued data latch of Fig. 5.5 is constructed from the threshold detector
and voltage encoder subcircuits described above. Since CMOS logic circuits can
operate with a maximum supply voltage of up to 18 V [Ref. 19], 15 V was selected
as Vdd for the initial design attempt. Although not convenient for VLSI applications,
this value of Vdd provides separations between logic states that are equivalent to its
binary counterpart, specifically 5 V.
With logic levels 0, 1, 2 and 3 defined as 0, 5, 10 and 15 V, respectively, threshold
voltages were selected as 2.5, 7.5 and 12.5 V. To achieve these thresholds, Equation 5.1












Figure 5.4: CMOS Realization of a Four-Valued Voltage Encoder
TABLE 5.2: ENCODER RESPONSE TO LOGICAL INPUTS
Input Detector Encoder Transistor States Encoder
youtVa Vb Vc hU M2 A/3 hU hh hU
Logic HI HI HI ON OFF ON X OFF OFF Logic
Logic 1 LO HI HI OFF ON ON X OFF OFF Logic 1
Logic 2 LO LO HI X X OFF ON ON OFF Logic 2
Logic 3 LO LO LO X X OFF OFF X ON Logic 3
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Figure 5.5: Four-Valued Voltage-Mode CMOS Data Latch
in Chapter III, PSPICE trial and error simulations are required to obtain the final
width-to-length ratios.
As in the current-mode CMOS designs, this latch has two modes of operation,
setup and hold. When the clock signal <^ is a logic high, the latch operates in the
setup mode. In this mode, V^n is accepted as the latch input, with Figures 5.6 and 5.7
providing the DC characteristics of the circuit. As can be seen from these figures,
the desired threshold voltages have been achieved and well-defined logic states are
displayed.
To determine propagation delay times. Figures 5.8a, 5.8b and 5.8c show circuit
response to the logic transitions 0-1-0, 0-2-0 and 0-3-0 respectively. In performing
these simulations, a clock skew of 4 ns per 5 V was used to approximate realistic
rise and fall times. In addition, propagation delays are measured from the time Vin
is increased, to the point where Voui exceeds the threshold voltage for the logic level
to be achieved. As can be seen from Fig. 5.8, the worst case propagation delay
of approximately 17 ns occurs for the logic 0-to-l transition. Unlike the current-
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Figure 5.6: Threshold Detector DC Characteristics (Vdd = 15 V)
mode CMOS design, this latch does not "hang" at the logic 1 state during step-down
transitions. Instead, the logic 3-to-O state change provides the longest step-down
delay of approximately 14 ns.
Clocked operations for a slowly ramped input voltage signal are shown in
Fig. 5.9. As can be seen, minor voltage spikes are present at most clock transi-
tions and are not of major concern. Voltage transients in excess of approximately
0.5 V, however, need further consideration.
The first two transients occur when the latch is in its logic state. In both
cases where these spikes occur, the clock is transitioning from a logic high to a logic
low (i.e., the latch is transitioning from its setup to hold mode of operation). With
a ramped input signal, the detector side of the feedback pass gate is at the voltage
Vin (approximately 1.5 V), while the Vo^t side is at the ground potential (0 V). When
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Figure 5.7: Latch Input/Output DC Characteristics (Vdd = 15 V)
the clock signal transitions from high to low, V^^-^ is disconnected from the circuit,
but parasitic capacitance on the threshold detector inputs require finite time for
discharge. Therefore, when the feedback signal is connected to this line, Kut sees an
almost instantaneous increase in voltage. With the original signal Vin relatively close
to the logic 1 tlireshold, the threshold detector for that transition has already started
to respond. Although its output is not yet low enough to allow the logic 1 power
supply to be placed onto the circuit output, (i.e., a change of state to logic 1), it is
restricting the path from Vout to the logic power supply. Therefore, circuit response
is delayed and the resulting voltage spike attains a peak value of approximately 0.8 V.
This transient should not effect latch operations.
A similar situation occurs when the latch is in its logic 3 state. In this case,
however, Yin is lower than Vout and with Vin at approximately 14 V, the PMOS device
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Figure 5.8: Latch Response to Step Inputs (Vdd = 15 V)
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Figure 5.9: Clocked Operations (Vdd = 15 V)
for the logic 2/3 threshold detector has not yet achieved cutoff operation. As a result,
a voltage slightly greater than ground potential will be applied to the PMOS pass
transistor Mg (see Fig. 5.5). From the current-mode CMOS chapters, PMOS devices
with gate voltages greater than V can be considered as current sources, where lout
decreases as the transistor's gate voltage is increased. When the clock transitions
from high to low, the feedback pass gate connects the threshold detector inputs to
the Vout line, which causes transistor Afg to see an almost instantaneous increase
in load. Since it cannot respond instantaneously, a downward voltage spike occurs.
These transients achieve peak values of approximately 0.7 V and should also not affect
clocked operations for this device.
The largest voltage transient occurs when the latch is in its logic 2 state (with
Vin decreasing) and does not appear to have a symmetric counterpart as seen for the
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other examples. However, this should not be totally unexpected. When the voltage
spike occurs, K„ is almost at the threshold (7.5 V) for the logic 2-to-l transition.
If we examine the case where V^^ is increasing toward this value (at approximately
0.5 /zs in Fig. 5.9), we see the threshold is achieved just after the latch hzis entered
the setup mode and the transition from a logic 1 to a logic 2 occurs as expected.
However, as V'^v, decreases toward this value, the logic 2-to-l threshold voltage is
achieved while the latch is transitioning from its setup to hold mode of operation.
Since propagation delays are experienced for any logic transition (see Figures 5.8a,
5.8b and 5.8c), Vout does not respond quickly enough for the feedback signal to fall
below 7.5 V. As a result, the latch restores its original logic 2 value and must wait
until the next clock cycle to make the final logic 2-to-l transition. This indicates that
the latch is operating properly, but shows adequate setup and hold times must be
provided to obtain predictable latch outputs.
D. A 5 VOLT CMOS DATA LATCH
As noted in the previous section, a Vdd of 15 V is inconvenient for VLSI appli-
cations. Although PSPICE simulations show favorable results for this design, circuit
supply voltages need to be reduced. As a result, the design of Fig. 5.5 was modified
to accommodate Vdd= 5 V. Since the circuit layout for this design is identical to that
of Fig. 5.5, it has not been reproduced here. However, device geometries significantly
differ from those of the previous design and have been included in Appendix B for
reference.
For the initial design attempt, equally spaced logic levels of 1.66 V were selected.
With logic levels 0, 1, 2 and 3 defined as 0, 1.66, 3.33 and 5.0 V respectively, threshold
voltages were selected at 0.8, 2.5 and 4.16 volts. However, these selections present
several immediate problems. First, the threshold voltage between logic 2 and 3 is
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identically equal to Vdd— {ytpl- From Equation 5.1, this can only be achieved when
/3p = oo. Therefore, this threshold had to be lowered to approximately 3.8 V to ob-
tain reasonably-sized transistor geometries (see Appendix B). In addition, to provide
equally spaced transitions for both the logic 1 and logic 2 states, this also required
lowering the 2.5 V threshold to approximately 2.38 V.
Next, with intermediate voltage power supply Viogid at 1.66 V, propagation
delay associated with the logic 0-to-l transition becomes entirely unacceptable. Fig-
ure 5.10 shows the effect of lowering Viogici when a slowly ramped input voltage is
C. 0V + h 1_- — + - h
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Figure 5.10: Latch Output as a Function of Viogici
applied to the circuit. As can be seen, with Viogici below approximately 1.88 V, the
delay between logic and logic 1 is so excessive that the logic 1 state is never actually
achieved. Recall that the threshold voltage for this transition was selected at 0.8 V.
Since this value is close to Vtn (unlike the 15 V model), transistor geometries required
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to achieve this threshold are large. This increases device capacitance, and therefore
delay times. Since the logic 1 state cannot be entered until transistor Mj oi)crates
outside the cutofT region (see Fig. 5.5), the longer it takes for the threshold detector
to provide Va < Viogtci-, the longer the device will take to transition from logic to
1. From PSPICE trial and error simulations, a voltage V/o^.ci of 2.0 volts provides
satisfactory operation and the logic 0-to-l threshold was maintained at 0.8 V.
With these modifications made, DC characteristics, as shown by Figures 5.11
and 5.12, are favorable. However, with higher device geometries required for both the
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Figure 5.11: Threshold Detector DC Characteristics (Vdd = 5 V)
logic l-to-2 and 2-to-3 threshold detectors, parasitic capacitance will be high. This
leads to slower response times, and transient analysis can be expected to perform
worse than the 15 V model. (These effects are not included in the PSPICE DC
transfer curves of Figures 5.11 and 5.12).
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Figure 5.12: Latch Input/Output DC Characteristics (Vdd = 5 V)
To show this effect, Figures 5.13a, 5.13b and 5.13c provide latch response to the
logic transitions 0-1-0, 0-2-0 and 0-3-0, respectively, with delay times for each design
summarized in Table 5.3. As can be seen from Table 5.3, delay times for this latch
are significantly longer than for the 15 V model. From these simulations, worst case
propagation delays occur for the logic 0-3 transition and require approximately 55 ns
to exceed the logic 3 threshold. This latch differs from the previous designs in that
the worst case delays do not occur for the logic 0-to-l transition. As can be seen from
Figures 5.13b and 5.13c
,
each individual logic state change is specifically identifiable
as the latch progresses to its final logic 3 state. This adds delay at the passing of each
logic level and is a direct result of the increased role that parasitic capacitance plays
in this circuit.
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Figure 5.13: Latch Response to Step Inputs (Vdd = 5 V)
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TABLE 5.3: COMPARISON OF VOLTAGE-MODE DELAY TIMES
Logical V^^ = 15 V Data Latch Kfd = 5 V Data Latch
Step Input Propagation Delays Propagations Delays
0- 1 17 ns 55 ns
0-2 14 ns 45 ns
0- 3 13 ns 40 ns
3- 14 ns 38 ns
2-0 11 ns 30 ns
1 - 6 ns 25 ns
Another effect produced by increased parasitic capacitance can be seen in Fig.
5.14. For the same clock frequency and rate of the ramped input signal Vin, Fig. 5.14
becomes a scaled version of Fig. 5.9. When these two figures are compared, the same
output voltage transients can be seen to occur; however, increased delay times for the
5 V design exaggerate their effect. Although four distinct logic states are preserved,
this latch will perform much less satisfactorily when the input logic signals are not
close to the predefined logic states of the device. It should be noted that ramped
input signals are rare in digital systems; however, this signal type provides insight to
latch operations in the presence of noise. As can be seen from Fig. 5.14, provided
noise levels do not exceed threshold voltages, this device will retain its logic state.
E. INTERMEDIATE VOLTAGE GENERATION
The voltage-mode design of Fig. 5.5 requires additional inter-device connections
to provide the supply voltages Viogici and Viogic2- This is undesirable and can be
avoided by using dioded-connected transistors in a voltage-divider network. Many
such networks are possible, however, for simplicity, the circuit of Fig. 5.15 was selected.
In addition, since a 15 V data latch will be difficult to implement in VLSI, only the
5 V design of the previous section will be considered.
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Figure 5.14: Clocked Operations (Vdd = 5 V)
A first approximation for the device geometries of Fig. 5.15 was obtained from
Equation 2.8. PSPICE trial and error simulations provided final dimensions (see
Appendix B) and, at a 10 //A average current flow, Viogici and Viogtc2 were set at 2.01
and 3.37 V respectively.
The final circuit layout is shown in Fig. 5.16, with favorable DC characteristics
show in Fig. 5.17. With the addition of the voltage-divider network, a small propa-
gation delay is introduced whenever the intermediate voltages are called upon to pro-
vide Vout- This can be seen from Figures 5.18a, 5.18b and 5.18c, where approximately
10 ns have been added to the logic 0-1 and 0-2 transitions. Clocked operations are
also effected, and as can be seen from Fig. 5.19, output voltage transients are further
exaggerated in the logic 1 and logic 2 storage states of the device. However, these










Figure 5.15: Voltage-Divider Network
in a loss of logic state. Therefore, as long as the input voltage signal is close to the
predefined storage states of the device, the latch should perform satisfactorily.
This is the first known design attempt of a voltage-mode CMOS four-valued
data latch. As such, the fact that it is capable of maintaining its logic state in the
presence of adverse signals is highly encouraging.
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Figure 5.16: Modified Voltage-Mode Four-Valued Data Latch
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Figure 5.17: Modified Latch Input/Output DC Characteristics
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Figure 5.18: Modified Latch Response to Step Inputs
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Figure 5.19: Modified Latch Clocked Operations
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VI. COMPARISONS BETWEEN DESIGNS
Each of the designs presented in the previous chapters have merits, as well as
problems. This chapter highlights the advantages and disadvantages of each device
and describes applications where they may be used.
A. STATIC POWER REQUIREMENTS
Three of the five MVL data latches presented in this study require the use of
a voltage-divider network. For the current-mode CMOS designs, a voltage less than
Vdd is needed to perform input thresholding operations, as well as to provide logically
restored output signals. For the voltage-mode CMOS designs, logical output signals
are not possible unless intermediate voltages are either provided to or generated by
the latch. In each case where voltage divider networks are used, static power will be
dissipated, regardless of the logical state being stored.
As can be seen from Fig. 3.1, the reference voltage of a current-mode CMOS
device is never directly connected to the circuit output. Therefore, a relatively con-
stant capacitive load is presented to the voltage divider network of this circuit. For
voltage-mode designs, the intermediate power supplies {Viogicii yiogic2) are specifically
required to provide the latch output. They must therefore be capable of providing
that output in the presence of changing loads. As a result, lower currents can be
used for the divider network of current-mode CMOS designs than for their voltage-
mode counterpart. As an example, the first current-mode CMOS design required
approximately 8.7 //A to develop the latch's reference voltage. This results in a static
power consumption of approximately 43 //W. In contrast, 10 //A was found to be the
minimum current flow for the voltage divider network of Fig. 5.17. Since Vdd—5 V
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for this design, 50 /AV are required. In addition, although a 10 /xA current flow was
found to be satisfactory for the voltage-mode latch simulations of this study, it is
unlikely this will be sufficient to supply low input impedance logic devices. In this
case, increased current flow through the divider network will be required in order to
supply the higher demand loads with adequate logic inputs. Therefore, the 50 //W of
static power required for this voltage divider is only achievable in applications where
the latch output is to be connected to high input impedance devices.
When the latch operates above the logic state, the 5 V voltage-mode CMOS
designs have the advantage. With threshold detectors constructed from standard
CMOS inverters, an input logic or 3 will force one of the transistors in each detector
to operate in cutoff. For these logic states, static power requirements are limited to the
voltage-divider network. However, unlike binary inverter applications, intermediate
input voltages may also represent stable latch storage states. For these states (logic 1
or logic 2), threshold detector outputs will transition from high to low but the input
voltage will be insufficient to force their PMOS devices into cutoff. As a result, current
will flow through the threshold detectors during intermediate latch storage states.
From PSPICE simulations, 38 and 24 //A were observed as the average current flow
through these devices for the logic 1 and logic 2 storage states respectively. Overall
static power consumption for this latch is summarized in Table 6.1.
For the current-mode CMOS designs, static power consumption increases with
the storage state of the device. At logic 0, power consumption is limited to estab-
lishing a reference voltage. However, for logic levels greater than logic 0, static power
contributions are provided by: 1) each output connected current source of the en-
coder network, 2) all three comparator leg current sources; and, 3) both the input
and output current mirrors. As an example, for a logic 2 storage state, an input
current of 20 //A develops approximately 1.2 V across the NMOS transistors of the
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input and output current mirrors. This dissipates approximately 48 /zW. The three
legs of the comparator network will pass 5, 15 and 20 //A from Vdd to ground respec-
tively. This dissipates approximately 200 /xW. Finally, two encoder current sources
are connected to the summing junction and requires 20 //A x 5 V = 100 /zW. When the
voltage-divider network is included, this results in a total of approximately 391 //W.
Power consumption for the remaining logic levels of this latch are also summarized
in Table 6.1.
TABLE 6.1: STATIC POWER CONSUMPTION
Logic State Current-Mode
(Ke/ = 2.51 V)
Voltage-Mode















If Vdd for the voltage-mode device is increased to 15 V, static power requirements
become a limiting consideration for this design. For this latch, even if intermediate
voltage levels are provided externally, (i.e., no logic or 3 static power consumption),
the logic 1 and 2 storage states dissipate approximately 14 and 19 mW themselves.
Therefore, although LSI and MSI technology will allow Vdd=lb V [Ref. 19], this latch
can only be used where static power is not a concern for the design. As such, its
applications are severely limited.
B. SPEED
For the MVL storage devices of the study, decreased delay time appears to be
accompanied by either increased static power consumption or decreased stability of
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the output signal. As an example, one method to improve the speed performance
of the current-mode CMOS design is with the addition of cascode-connected current
sources and 5 //A biasing currents [Ref. 17]. However, a significant increase in circuit
complexity is required and additional static power is consumed. For applications that
can tolerate the additional power consumption (and additional chip area), this device
is superior to any of the simplified current-mode CMOS models examined by this
study. As a specific example, the concept of Fig. 3.1 was used to provide a transparent
latch capability to a four-valued full adder by K. W. Current in Ref. 20. Although
direct comparisons cannot be made with the latch of Fig. 3.1, worst case setup and
hold times of approximately 35 ns for single logic transitions were experimentally
obtained. This is significantly faster than the simulation results of Fig. 3.16.
In the voltage-mode CMOS devices, hold times start at approximately 55 ns
(for Vdd=5 V) and can be increased to about 20 ns only at great expense in the area
of power consumption. Although the 5 V model consumes less power and requires
less chip area to implement than the current-mode designs, its output is significantly
less stable. Here again, additional power consumption is required to increase latch
output stability.
C. CIRCUIT COMPLEXITY
In its most simplified form, the current-mode CMOS data latch requires 27
transistors in three major subcircuits to perform its task (see Fig. 3.1). When cas-
code current sources and input biasing currents are added to the design [Ref. 17],
circuit complexity grows even larger. In contrast, voltage-mode designs only require
16 transistors; 19 if intermediate voltages are provided internally. Although a simple
device count is an incomplete comparison, it does provide a measure of the circuit
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complexity, as well as the chip area required for its implementation. Therefore,
voltage-mode CMOS designs have a significant advantage in this area.
Although not obvious from a circuit schematic point of view, another area where
current-mode CMOS designs increase circuit complexity is with signal conversion.
As noted in Chapter V, each of the three subcircuits in Fig. 3.1 convert current to
voltage or voltage to current. This is inefficient and tends to negate the low power
capabilities available to CMOS technology. In addition, tracing the input signal to
the latch output becomes a difficult task and results in a heavy reliance on trial and
error simulations to obtain the desired circuit response. This requires a more intensive
design effort than is needed for voltage-mode devices.
As can be seen, voltage-mode CMOS devices are capable of storing multiple-
valued input signals for less power, comparable speed and reduced circuit complexity.
Although many problems remain to be solved, with the potential advantages that
stand to be gained, these devices are deserving of additional future studies.
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VII. MVL VS. BINARY
One of the most difficult problems that must be overcome in the design of a
multiple- valued data latch is logic level restoration. Unlike binary, a simple method
for restoring logic does not exist. Instead, each multiple-valued input must first
be converted to reliable binary signals, with those signals then used to form the
restored circuit output. This is a direct result of device technology, where transistors
capable of switching between more than two logic states have not yet been developed
[Ref. 21]. Until multi-state devices are available, increased circuit complexity, higher
static power requirements and reduced speed performance will continue to plague
MVL storage devices in this area.
However, this may not be an entirely fair comparison. As an example, a binary
data latch commonly used in VLSI applications is shown in Fig. 7.L To obtain the
same number of logic states that are possessed by a single four-valued data latch
requires two such devices. Since each binary storage device consists of eight tran-
sistors, a total of 16 active logic elements are required for the four-state equivalent
circuit of Fig. 7.2 When compared to the MVL devices of this study, as is done in
Table 7.1, two MVL designs can be seen to require the same number of transistors
as the binary equivalent circuit. When viewed in this context, circuit complexity, at
least for voltage-mode designs, compare favorably with binary implementations.
Another problem encountered in MVL is the static power required to perform
input logic level discrimination. For current-mode CMOS designs, the input current
must be converted to a voltage signal before the comparator network can perform its
function. This is accomplished through the use of a diode-connected transistor and
will consume power whenever the input is above logic 0.
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Figure 7.1: Binary Data Latch
TABLE 7.1: MVL VS BINARY - CIRCUIT COMPLEXITY






























For voltage-mode CMOS designs, intermediate logic levels (less than Vdd) pre-
vent threshold detector PMOS devices from operating in cutoff. Unlike binary in-
verters, these devices dissipate power after the transition between logic states has
occurred. Although resolving this problem will be difficult in current-mode CMOS,
potential solutions exist for voltage-mode designs.
Threshold voltages for both n- and p-type MOS transistors can be adjusted at
fabrication through the use of ion implantation [Ref. 22 ]. (An example four-valued















Figure 7.2: Four-State Latch Using Binary Devices
addition, a process called Vertical Injection Punch-Through-based MOS Structure
(VIPMOS) can be used to develop an NMOS transistor that has a programmable
threshold voltage [Ref. 23]. With threshold voltages capable of being individually
set, PMOS devices can be made to operate in cutoff when desired. This stands as a
potential solution for reducing static power dissipation in voltage-mode CMOS designs
as presented. However, if the programming speed for the VIPMOS transistor can be
increased (it is currently only suitable for EEPROM applications) [Ref. 23], the entire
voltage-mode latch design could be simplified. Additional research is needed in both
of the above areas, as they could significantly improve MVL circuit performance.
As a final problem, MVL devices must either generate, or have access to inter-
mediate logic level power supplies. Since binary devices have only two logic states,
Vdi and ground suffice for these circuits. However, MVL data latches must either
dissipate power to produce these signals or must sacrifice chip area for the routing
of their interconnections. This is a fundamental problem for MVL applications in
CMOS technology and appears to be unavoidable.
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With the combinational circuits of Chapter I providing logic operations at re-
duced power and in less chip area than binary, perhaps the best comparison between
logic types must wait for MVL implementations on a chip-wide basis. The sequential
storage devices of this study are the first of many steps needed to achieve that goal.
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VIII. CONCLUSIONS
The primary contribution of this thesis is the development of a voltage-mode
CMOS data latch suitable for use in sequential MVL applications. To gain an under-
standing of the requirements this latch needed to possess, an existing current-mode
CMOS design was first examined. Comparisons between these devices, as well as for
binary implementations have been considered, with the following major conclusions:
— Conclusion 1. Current-mode CMOS designs
Current-mode CMOS designs provide stable intermediate logic states at the
expense of static power consumption and circuit complexity. For applications that
can withstand these requirements, sequential operations can be performed at higher
clock speeds than the VLSI compatible voltage-mode designs of this study.
— Conclusion 2. Voltage-mode CMOS designs
Voltage-mode CMOS designs suitable for VLSI implementation consume less
static power than current-mode CMOS designs and can be constructed from the
same number of devices as required for two binary data latches, to which it is logically
equivalent. Further research is needed in two specific areas: 1) improving intermediate
logic level stability; and, 2) investigating the use of individually specified transistor
threshold voltages in the design.
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— Conclusion 3. Binary devices
Each storage device of this study internally converts a four-valued input signal
into three binary control signals. This is a direct result of device technology currently
being restricted to binary. Additional research is needed in the area of multi-stable
devices. Given this capability, the necessity to convert between logic types can be
removed, static powder requirements can be reduced and circuit speed increased.
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APPENDIX A: PSPICE MODEL
PARAMETERS
* The following PSPICE model parameters apply*
* to all latch simulations of this study. *
* PMOS Devices *


























* NMOS Devices *




























APPENDIX B: PSPICE INPUT DATA FILES




d g s ss model
ml 3 3 TWENTYN L=3.0u W=4.,5u
m99
4
3 5 4 TWENTYN L=9.0u W=9..Ou
m2 6 4 TWENTYN L=3.0u W=4,,5u
m3 6 8 7 1 TWENTY? L=33.0u W=4,,5u
m4 10 6 TWENTYN L=3.0u W=4..5u
m5 10 6 9 1 TWENTY? L=3.0u W=4,.5u




12 8 11 1 TWENTYP L=10.5u W=4,.5u




14 17 4 TWENTYN L=9.0u W=9 .Ou
8 8 16 1 TWENTYP L=12.0u W=4 .5u
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mil 18 4 TWENTYN L=3.0u W=4,.5u
ml2 18 8 19 1 TWENTYP L=12.0u W=7,.5u
ml3 20 18 TWENTYN L=3.0u W=4 .5u
ml4 20 18 21 1 TWENTYP L=3.0u W=4 .5u
ml5 22 20 13 TWENTYN L=18.0u W=4,.5u
ml6
ml7
22 8 23 1 TWENTYP L=10.5u W=4,.5u
24 4 TWENTYN L=3.0u W=4,.5u
ml8 24 8 25 1 TWENTYP L=6.0u W=6,,0u
ml9 26 24 TWENTYN L=3.0u W=4,.5u
m20 26 24 27 1 TWENTYP L=3.0u W=4 .5u
m21 28 26 13 TWENTYN L=18.0u W=4..5u
m22 28 8 29 1 TWENTYP L=10.5u W=4..5u
m23 30 14 TWENTYN L=4.5u W=6,,0u




33 30 32 1 TWENTYP L=3.0u W=4,,5u
16 IS JUST' FOR A PATH TO GROUND ON THE
m26
*






































































2 pwKOns Ou 500ns Ou 3500ns 30u 6500ns Ou 7500ns Ou)
dc 5v
pulse(0 5v 0ns 3ns 3ns 200ns 400ns)

























* TESTS & MISC
86
.ic v(13)=0.62
.tram 1 .0ns 4000ns
.tran 1.0ns 7500ns 3500ns
.width out=80
.probe
.options limpts=7001 numdgt=7 defl=5u defw=10u defas=125p defad=125p
+nomod itll=100 abstol=.lp chgtol=.lp itl5=16000
*
*
.MODEL TWENTY? PMOS (see Appendix A)
.MODEL TWENTYN NMOS (see Appendix A)
*
.end




* d g s ss model
ml 3 3 TWENTYN L=3.0u W=4.5u
m99 3 5 4 TWENTYN L=9.0u W=9 . Ou
m2 6 4 TWENTYN L=3.0u W=4.5u
m3 6 8 7 1 TWENTYP L=33.0u W=4.5um4 10 6 TWENTYN L=3 . Ou W=4 . 5umS 10 6 9 1 TWENTYP L=3 . Ou W=4.5u
m6 12 6 13 1 TWENTYP L=18.0u W=4.5u
m7 12 8 11 1 TWENTYP L=10.5u W=4.5u
m8 14 14 15 TWENTYN L=3 . Ou W=4 . 5u
m98 14 17 4 TWENTYN L=9.0u W=9.0u
m9 8 8 16 1 TWENTYP L=12.0u W=4.5u
mlO 8 8 TWENTYN L=49 . 5u W=4.5u
*
mil 18 4 TWENTYN L=3 . Ou W=4.5u
ml2 18 8 19 1 TWENTYP L=12.0u W=7 . 5u
ml3 20 18 TWENTYN L=3 . Ou W=4.5u
ml4 20 18 21 1 TWENTYP L=3.0u W=4.5u
mis 22 18 13 1 TWENTYp L=18.0u W=4.5u
ml6 22 8 23 1 TWENTYP L=10.5u W=4.5u
ml7 24 4 TWENTYN L=3 . Ou W=4.5u
ml8 24 8 25 1 TWENTYP L=6.0u W=6.0u
**ml9 26 24 TWENTYN L=3.0u W=4 . 5u
m20 26 24 27 1 TWENTYP L=3.0u W=4.5u
m21 28 24 13 1 TWENTYp L=18.0u W=4.5u
m22 28 8 29 1 TWENTYP L=10.5u W=4.5u
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m23 30 14 TWENTYN L=4 . 5u W=6.0u




30 32 1 TWENTY? L=3.0u W=4.5u




34 TWENTYN L=3.0u W=4.5u
PARASITIC CAPACITANCES :
cO 221. Of
cl 1 306. Of
c3 3 52. Of
c4 4 74. Of
c5 5 11. Of
c6 6 56. Of
c8 8 233. Of
clO 10 74. Of
cl2 12 49. Of
cl3 13 119. Of
cl7 17 11. Of
cl8 18 58. Of
*c20 20 66. Of
c22 22 47. Of
c24 24 66. Of
*c26 26 64. Of
c28 28 47. Of
^
* SOURCES:
iin 1 2 pwKOns Ou 100ns Ou 103ns lOu
vdd 1 dc 5v
vclk 5 dc 5v
































.options limpts=7001 numdgt=7 defl=5u defw=10u defas=125p defad=125p
+nomod itll=100 abstol=.lp chgtol=.lp itl5=16000
.MODEL TWENTY? PMOS (see Appendix A)
.MODEL TWENTY? PMOS (see Appendix A)
.end
VOLTAGE-MODE CMOS DESIGN (Vdd=15V)
*
*** Th.esis f igure 5.9 **
DEVICES :
* d g s ss model
ml 3 2 1 1 TWENTY? L=3.0u 'W=30.0u
m2 3 2 TWENTYN L=21.0u W=4.5u
m9 10i 3 1 1 TWENTY? L=3.0u W=4.5u
m3 4 2 1 1 TWENTY? L=3.0u W=7 . 5u
m4 4 2 TWENTYN L=4.5u W=4.5u
mlO 8 4 6 1 TWENTY? L=3.0u W=4.5u
mil 8 3 10 TWENTYN L=3.0u W=4.5u
m5 5 2 1 1 TWENTY? L=10.5ti W=4.5u
m6 5 2 TWENTYN L=3.0u W=7.5u
m7 9 5 7 1 TWENTY? L=3.0u W=4.5u
m8 9 5 TWENTYN L=3.0u W=4.5u
ml2 9 4 10 TWENTYN L=3.0u W=4.5u
ml3 2 12 11 1 TWENTY? L=3.0u W=4.5u
ml4 2 13 11 TWENTYN L=3.0u W=4.5u
ml5 2 13 10 1 TWENTY? L=3.0u W=4.5u
ml6 2 12 10 TWENTYN L=3.0u W=4.5u
SOURCES
:
Vdd 1 dc 15.0V
V2 6 dc 10. Ov
VI 7 dc 5.0v
Vin 11 pwKOns Ov 1000ns 15v 2000ns Ov)
Vclk 13 pulse(Ov 15v 0ns 4.0ns 4.0ns 100ns 200ns)









.options limpts=4001 numdgt=7 defl=5u defw=10u defas=125p defad=125p
+nomod itll=100 abstol=.lp chgtol=.lp
*
* MODELS
•MODEL TWENTY? PMOS (see Appendix A)
.MODEL TWENTY? PMOS (see Appendix A)
.end
* VOLTAGE-MODE CMOS DESIGN (Vdd=5V)
* Thesis figure 5.14 *
*
* DEVICES :
* d g s ss model
ml 3 2 1 1 TWENTY? L=3.0u W=60.0u



















































































































Vin 11 pwKOns Ov 1000ns 5v 2000ns Ov)
Vclk 13 pulse(Ov 5v Ons 4.0ns 4.0ns lOOns 200ns)
90









.options limpts=4001 numdgt=7 defl=5u defw=10u defas=125p defad=125p
+nomod itll=100 abstol=.lp chgtol=.lp
*
* MODELS
.MODEL TWENTYP PMOS (see Appendix A)
.MODEL TWENTYP PMOS (see Appendix A)
.end
* MODIFIED VOLTAGE-MODE CMOS DESIGN (Vdd=5V)*
*
*** Thesis figure 5.19 **
* DEVICES :
* d g s ss model
ml 3 2 1 1 TWENTYP L=3 . Ou W=60.0u



















m3 4 2 1 1 TWENTYP
m4 4 2 TWENTYN
m5 5 2 1 1 TWENTYP
m6 5 2 TWENTYN
m7 9 5 7 1 TWENTYP
m8 9 5 TWENTYN
m9 IC) 3 1 1 TWENTYP
mlO 8 4 6 1 TWENTYP
mil 8 3 10 TWENTYN
ml2 9 4 10 TWENTYN
ml3 2 12 11 1 TWENTYP
ml4 2 13 11 TWENTYN
ml5 2 13 10 1 TWENTYP
ml6 2 12 10 TWENTYN
ml7 1 1 6 TWENTYN
ml8 6 6 7 TWENTYN




Vdd 1 dc 5.0v
Vin 11 pwKOns Ov 1000ns 5v 2000ns Ov)
Vclk 13 pulse(Ov 5v 0ns 4.0ns 4.0ns 100ns 200ns)










.print tran v(ll) v(2) v(10) v(13) v(3) v(4) v(5) v(6) v(7)
.options limpts=4001 numdgt=5 defl=5u defw=10u defas=125p defad=125p
+nomod itll=100 abstol=.lp chgtol=.lp
*
* MODELS
.MODEL TWENTY? PMOS (see Appendix A)
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